Part Number Hot Search : 
LC75345M DP40D6S APM4430 DSPIC3 100N04 R71H47 R1602 2255X
Product Description
Full Text Search
 

To Download DN3145N8-G Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  dn3145 features high input impedance low input capacitance fast switching speeds low on resistance free from secondary breakdown low input and output leakage applications normally-on switches solid state relays converters constant current sources power supply circuits telecom ? ? ? ? ? ? ? ? ? ? ? ? general description the supertex dn3145 is a depletion-mode (normally-on) transistor utilizing an advanced vertical dmos structure and supertexs well-proven silicon-gate manufacturing process. this combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coef? cient inherent in mos devices. characteristic of all mos structures, this device is free from thermal runaway and thermally-induced secondary breakdown. supertexs vertical dmos fets are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired. absolute maximum ratings parameter value drain-to-source voltage bv dsx drain-to-gate voltage bv dgx gate-to-source voltage 20v operating and storage temperature -55 o c to +150 o c soldering temperature* 300 o c absolute maximum ratings are those values beyond which damage to the device may occur. functional operation under these conditions is not implied. continuous operation of the device at the absolute rating level may affect device reliability. all voltages are referenced to device ground. *distance of 1.6mm from case for 10 seconds. ordering information bv dsx / bv dgx r ds(on) (max) i dss (min) package options to-243aa 1 450v 60 120ma dn3145n8 DN3145N8-G -g indicates package is rohs compliant (green) notes: 1 same as sot-89. n-channel depletion-mode vertical dmos fets pin con? guration to-243aa (top view) g d s d product marking for to-243aa: where = 2-week alpha date code dn1m
2 dn3145 90% 10% 90% 90% 10% 10% pulse generator v dd r l output d.u.t. t (on) t d(on) t (off) t d(off) t f t r input input output 0v v dd r gen 0v -10v electrical characteristics (@25 o c unless otherwise speci? ed) symbol parameter min typ max units conditions bv dsx drain-to-source breakdown voltage 450 - - v v gs = -5.0v, i d = 100a v gs(off) gate-to-source off voltage -1.5 - -3.5 v v ds = 15v, i d = 10a v gs(off) change in v gs(off) with temperature - - 4.5 mv/ o cv ds = 15v, i d = 10a i gss gate body leakage current - - 100 na v gs = 20v, v ds = 0v i d(off) drain-to-source leakage current - - 1.0 a v ds = max rating, v gs = -5.0v - - 1.0 ma v ds = 0.8 max rating, v gs = -5.0v, t a = 125 o c i dss saturated drain-to-source current 120 - - ma v gs = 0v, v ds = 15v r ds(on) static drain-to-source on-state resistance --60v gs = 0v, i d = 100ma r ds(on) change in r ds(on) with temperature - - 1.1 %/ o cv gs = 0v, i d = 100ma g fs forward transconductance 140 - - mmho v ds = 10v, i d = 100ma c iss input capacitance - - 120 pf v gs = -5.0v, v ds = 25v, f = 1.0mhz c oss common source output capacitance - - 15 c rss reverse transfer capacitance - - 10 t d(on) turn-on delay time - - 10 ns v dd = 25v, i d = 100ma, r gen = 25?, t r rise time - - 15 t d(off) turn-off delay time - - 20 t f fall time - - 35 v sd diode forward voltage drop - - 1.8 v v gs = -5.0v, i sd = 100ma t rr reverse recovery time - 800 - ns v gs = -5.0v, i sd = 100ma notes: 1.all d.c. parameters 100% tested at 25 o c unless otherwise stated. (pulse test: 300s pulse, 2% duty cycle.) 2.all a.c. parameters sample tested. thermal characteristics package i d (continuous) 1 i d (pulsed) power dissipation @t a = 25 o c jc ( o c/w) ja ( o c/w) i dr 1 i drm to-243aa 100ma 300ma 1.3w 2 34 97 2 100ma 300ma notes: 1. i d (continuous) is limited by max rated t j . 2. mounted on fr4 board, 25mm x 25mm x 1.57mm. signi? cant p d increase possible on ceramic substrate. switching waveforms and test circuit
3 doc.# dsfp-dn3145 a012307 dn3145 (the package drawing(s) in this data sheet may not re? ect the most current speci? cations. for the latest package outline information go to http://www.supertex.com/packaging.html .) exclusion zone no vias/traces in this area. shape of pad may vary. 3.00 bsc 1.50 bsc 0.5 0.06 0.42 0.06 1.05 0.15 2.45 0.15 4.10 0.15 1.72 0.10 4.50 0.10 2.21 0.08 0.40 0.05 1.50 0.10 notes: all dimensions are in millimeters; all angles in degrees. top view side view bottom view 3-lead to-243aa (sot-89) surface mount package (n8)


▲Up To Search▲   

 
Price & Availability of DN3145N8-G

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X